View HY5DU561622ALT_402829.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
256M-S DDR SDRAM
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
This document is a general product description and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.4/ May. 02
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
Revision History
1. Revision 0.2 (Jan. 02)
1) Define Preliminary Specification
2. Revision 0.3 (Mar. 02)
1) Define IDD Specification 2) Added programmable Cas Latrency 1.5 3) Changed VREF value from min (0.49*VDDQ) & max (0.51*VDDQ) to min (VDDQ/2-50mV) & max (VDDQ/2+50mV) 4) Changed ILI (Input Leakage Current) value from +/- 5uA to +/- 2uA
3. Revision 0.4 (May. 02)
1) Added comment of Cas Latrency 1.5 & 3
Rev. 0.4/ May. 02
2
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T DESCRIPTION
PRELIMINARY
The Hynix HY5DU56422, HY5DU56822 and HY5DU561622 are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. The Hynix 256Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.
FEATURES
* * * * * * * VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe (DQS) x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) On chip DLL align DQ and DQS transition with CK transition DM mask write data-in at the both rising and falling edges of the data strobe * * * * * * * * * All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock Programmable CAS latency 1.5, 2, 2.5 and 3 supported Programmable burst length 2 / 4 / 8 with both sequential and interleave mode Internal four bank operations with single pulsed /RAS tRAS Lock-out function supported Auto refresh and Self refresh supported 8192 refresh cycles / 64ms JEDEC standard 400mil 66pin TSOP-II with 0.65mm pin pitch Full and Half strength driver option controlled by EMRS
* *
ORDERING INFORMATION
Part No.
HY5DU56422A(L)T-X* HY5DU56822A(L)T-X* HY5DU561622A(L)T-X*
OPERATING FREQUENCY
Package
400mil 66pin TSOP-II
Configuration
64Mx4 32Mx8 16Mx16
Grade
-J -M -K -H -L
CL2
133MHz 133MHz 133MHz 100MHz 100MHz
CL2.5
166MHz 133MHz 133MHz 133MHz 125MHz
Remark (CL-tRCD-tRP)
DDR333 (2.5-3-3) DDR266 (2-2-2) DDR266A (2-3-3) DDR266B (2.5-3-3) DDR200 (2-2-2)
* X means speed grade
* CL1.5 @ DDR200 supported * CL3 supported
Rev. 0.4 / May. 02 3
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T PIN CONFIGURATION
x4
VDD NC VDDQ NC DQ0 VSSQ NC NC VDDQ NC DQ1 VSSQ NC NC VDDQ NC NC VDD DNU NC /WE /CAS /RAS /CS NC BA0 BA1 A10/AP A0 A1 A2 A3 VDD
x8
VDD DQ0 VDDQ NC DQ1 VSSQ NC DQ2 VDDQ NC DQ3 VSSQ NC NC VDDQ NC NC VDD DNU NC /WE /CAS /RAS /CS NC BA0 BA1 A10/AP A0 A1 A2 A3 VDD
x16
VDD DQ0 VDDQ DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 NC VDDQ LDQS NC VDD DNU LDM /WE /CAS /RAS /CS NC BA0 BA1 A10/AP A0 A1 A2 A3 VDD 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34
x16
VSS DQ15 VSSQ DQ14 DQ13 VDDQ DQ12 DQ11 VSSQ DQ10 DQ9 VDDQ DQ8 NC VSSQ UDQS NC VREF VSS UDM /CK CK CKE NC A12 A11 A9 A8 A7 A6 A5 A4 VSS
x8
VSS DQ7 VSSQ NC DQ6 VDDQ NC DQ5 VSSQ NC DQ4 VDDQ NC NC VSSQ DQS NC VREF VSS DM /CK CK CKE NC A12 A11 A9 A8 A7 A6 A5 A4 VSS
x4
VSS NC VSSQ NC DQ3 VDDQ NC NC VSSQ NC DQ2 VDDQ NC NC VSSQ DQS NC VREF VSS DM /CK CK CKE NC A12 A11 A9 A8 A7 A6 A5 A4 VSS
400mil X 875mil 66pin TSOP -II 0.65mm pin pitch
ROW AND COLUMN ADDRESS TABLE
ITEMS
Organization Row Address Column Address Bank Address Auto Precharge Flag Refresh
64Mx4
16M x 4 x 4banks A0 - A12 A0-A9, A11 BA0, BA1 A10 8K
32Mx8
8M x 8 x 4banks A0 - A12 A0-A9 BA0, BA1 A10 8K
16Mx16
4M x 16 x 4banks A0 - A12 A0-A8 BA0, BA1 A10 8K
Rev. 0.4/ May. 02
4
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T PIN DESCRIPTION
PIN CK, /CK TYPE Input DESCRIPTION Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing). Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd is applied. Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code. Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied. Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS). Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered. Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15. Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15. Data input / output pin : Data bus Power supply for internal circuits and input buffers. Power supply for output buffers for noise immunity. Reference voltage for inputs for SSTL interface. No connection.
CKE
Input
/CS
Input
BA0, BA1
Input
A0 ~ A12
Input
/RAS, /CAS, /WE
Input
DM (LDM, UDM)
Input
DQS (LDQS, UDQS) DQ VDD/VSS VDDQ/VSSQ VREF NC
I/O I/O Supply Supply Supply NC
Rev. 0.4/ May. 02
5
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T FUNCTIONAL BLOCK DIAGRAM (64Mx4)
4Banks x 16Mbit x 4 I/O Double Data Rate Synchronous DRAM
Write Data Register 2-bit Prefetch Unit 8 Bank Control Command Decoder 16Mx4 / Bank0 Sense AMP 16Mx4 / Bank1 16Mx4 / Bank2 16Mx4 / Bank3 Mode Register Row Decoder 8
4
Input Buffer
DQS DM
2-bit Prefetch Unit
CLK /CLK CKE /CS /RAS /CAS /WE
Output Buffer
4
DQ[0:3]
Column Decoder
ADD BA
DQS Address Buffer Column Address Counter CLK_DLL DQS Data Strobe Transmitter Data Strobe Receiver
CLK, /CLK
DLL Block
Mode Register
Rev. 0.4/ May. 02
6
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T FUNCTIONAL BLOCK DIAGRAM (32Mx8)
4Banks x 8Mbit x 8 I/O Double Data Rate Synchronous DRAM
Write Data Register 2-bit Prefetch Unit 16 Bank Control Command Decoder 8Mx8 / Bank0 Sense AMP 8Mx8 / Bank1 8Mx8 / Bank2 8Mx8 / Bank3 Mode Register Row Decoder 16
8
Input Buffer
DQS DM
2-bit Prefetch Unit
CLK /CLK CKE /CS /RAS /CAS /WE
Output Buffer
8
DQ[0:7]
Column Decoder
ADD BA
DQS Address Buffer Column Address Counter CLK_DLL DQS Data Strobe Transmitter Data Strobe Receiver
CLK, /CLK
DLL Block
Mode Register
Rev. 0.4/ May. 02
7
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T FUNCTIONAL BLOCK DIAGRAM (16Mx16)
4Banks x 4Mbit x 16 I/O Double Data Rate Synchronous DRAM
Write Data Register 2-bit Prefetch Unit 32 Bank Control Command Decoder 4Mx16 / Bank0 Sense AMP 4Mx16 / Bank1 4Mx16 / Bank2 4Mx16 / Bank3 Mode Register Row Decoder 32
16
Input Buffer
LDQS, UDQS LDM, UDM
2-bit Prefetch Unit
CLK /CLK CKE /CS /RAS /CAS /WE
Output Buffer
16
DQ[0:15]
Column Decoder
ADD BA
LDQS, UDQS Address Buffer Column Address Counter CLK_DLL LDQS UDQS Data Strobe Transmitter Data Strobe Receiver
CLK, /CLK
DLL Block
Mode Register
Rev. 0.4/ May. 02
8
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T SIMPLIFIED COMMAND TRUTH TABLE
Command Extended Mode Register Set Mode Register Set Device Deselect No Operation Bank Active Read Read with Autoprecharge Write Write with Autoprecharge Precharge All Banks Precharge selected Bank Read Burst Stop Auto Refresh Entry Self Refresh Exit CKEn-1 H H H H H CKEn X X X X X CS L L H L L L RAS L L X H L H CAS L L X H H L WE L L X H H H CA RA L H L H H L X X ADDR A10/ AP OP code OP code X V V BA Note 1,2 1,2 1 1 1 1,3 1 1,4 1,5 1 1 1 1 X 1 1 X 1 1 1 1 X 1 1
H
X
L
H
L
L
CA
V X V
H H H H L
X X H L H
L L L L H L H L H L H L
L H L L X H X H X H X V X
H H L L X H X H X H X V
L L H H X H X H X H X V
X
Entry Precharge Power Down Mode Exit
H
L
L
H
Active Power Down Mode
Entry Exit
H L
L H
( H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation ) Note : 1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table. 2. OP Code(Operand Code) consists of A0~A11 and BA0~BA1 used for Mode Register setting duing Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command. 3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+tRP). 4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written. 5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.
Rev. 0.4/ May. 02
9
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T WRITE MASK TRUTH TABLE
Function Data Write Data-In Mask Note : CKEn-1 H H CKEn X X /CS, /RAS, /CAS, /WE X X DM L H ADD R A10/ AP X X BA Note 1 1
1.
Write Mask command masks burst write data with reference to LDQS/UDQS(Data Strobes) and it is not related with read data. In case of x16 data I/O, LDM and UDM control lower byte(DQ0~7) and Upper byte(DQ8~15) respectively.
Rev. 0.4/ May. 02
10
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T OPERATION COMMAND TRUTH TABLE-I
Current State /CS H L L L IDLE L L L L L H L L L ROW ACTIVE L L L L L H L L L READ L L L L L H L WRITE L L L /RAS X H H H H L L L L X H H H H L L L L X H H H H L L L L X H H H H /CAS X H H L L H H L L X H H L L H H L L X H H L L H H L L X H H L L /WE X H L H L H L H L X H L H L H L H L X H L H L H L H L X H L H L Address X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP Command DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP Action NOP or power down3 NOP or power down3 ILLEGAL4 ILLEGAL4 ILLEGAL4 Row Activation NOP Auto Refresh or Self Refresh5 Mode Register Set NOP NOP ILLEGAL4 Begin read : optional AP6 Begin write : optional AP6 ILLEGAL4 Precharge7 ILLEGAL11 ILLEGAL11 Continue burst to end Continue burst to end Terminate burst Term burst, new read:optional AP8 ILLEGAL ILLEGAL4 Term burst, precharge ILLEGAL11 ILLEGAL11 Continue burst to end Continue burst to end ILLEGAL4 Term burst, new read:optional AP8 Term burst, new write:optional AP
Rev. 0.4/ May. 02
11
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T OPERATION COMMAND TRUTH TABLE-II
Current State
/CS L
/RAS L L L L X H H H H L L L L X H H H H L L L L X H H H H L L L L
/CAS H H L L X H H L L H H L L X H H L L H H L L X H H L L H H L L
/WE H L H L X H L H L H L H L X H L H L H L H L X H L H L H L H L
Address BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE
Command ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS
Action ILLEGAL4 Term burst, precharge ILLEGAL11 ILLEGAL11 Continue burst to end Continue burst to end ILLEGAL ILLEGAL10 ILLEGAL10 ILLEGAL4,10 ILLEGAL4,10 ILLEGAL11 ILLEGAL11 Continue burst to end Continue burst to end ILLEGAL ILLEGAL10 ILLEGAL10 ILLEGAL4,10 ILLEGAL4,10 ILLEGAL11 ILLEGAL11 NOP-Enter IDLE after tRP NOP-Enter IDLE after tRP ILLEGAL4 ILLEGAL4,10 ILLEGAL4,10 ILLEGAL4,10 NOP-Enter IDLE after tRP ILLEGAL11 ILLEGAL11
WRITE
L L L H L L
READ WITH AUTOPRECHARGE
L L L L L L H L L
WRITE AUTOPRECHARGE
L L L L L L H L L L
PRECHARGE
L L L L L
Rev. 0.4/ May. 02
12
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T OPERATION COMMAND TRUTH TABLE-III
Current State
/CS H L L L
/RAS X H H H H L L L L X H H H H L L L L X H H H H L L L L X H H H
/CAS X H H L L H H L L X H H L L H H L L X H H L L H H L L X H H L
/WE X H L H L H L H L X H L H L H L H L X H L H L H L H L X H L H
Address X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP
Command DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP
Action NOP - Enter ROW ACT after tRCD NOP - Enter ROW ACT after tRCD ILLEGAL4 ILLEGAL4,10 ILLEGAL4,10 ILLEGAL4,9,10 ILLEGAL4,10 ILLEGAL11 ILLEGAL11 NOP - Enter ROW ACT after tWR NOP - Enter ROW ACT after tWR ILLEGAL4 ILLEGAL ILLEGAL ILLEGAL4,10 ILLEGAL4,11 ILLEGAL11 ILLEGAL11 NOP - Enter precharge after tDPL NOP - Enter precharge after tDPL ILLEGAL4 ILLEGAL4,8,10 ILLEGAL4,10 ILLEGAL4,10 ILLEGAL4,11 ILLEGAL11 ILLEGAL11 NOP - Enter IDLE after tRC NOP - Enter IDLE after tRC ILLEGAL11 ILLEGAL11
ROW ACTIVATING
L L L L L H L L L
WRITE RECOVERING
L L L L L H L L
WRITE RECOVERING WITH AUTOPRECHARGE
L L L L L L H L
REFRESHING
L L
Rev. 0.4/ May. 02
13
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T OPERATION COMMAND TRUTH TABLE-IV
Current State /CS L L WRITE L L L H L L L MODE REGISTER ACCESSING L L L L L /RAS H L L L L X H H H H L L L L /CAS L H H L L X H H L L H H L L /WE L H L H L X H L H L H L H L Address BA, CA, AP BA, RA BA, AP X OPCODE X X X BA, CA, AP BA, CA, AP BA, RA BA, AP X OPCODE Command WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS DSEL NOP BST READ/READAP WRITE/WRITEAP ACT PRE/PALL AREF/SREF MRS Action ILLEGAL11 ILLEGAL11 ILLEGAL11 ILLEGAL11 ILLEGAL11 NOP - Enter IDLE after tMRD NOP - Enter IDLE after tMRD ILLEGAL11 ILLEGAL11 ILLEGAL11 ILLEGAL11 ILLEGAL11 ILLEGAL11 ILLEGAL11
Note : 1. H - Logic High Level, L - Logic Low Level, X - Don't Care, V - Valid Data Input, BA - Bank Address, AP - AutoPrecharge Address, CA - Column Address, RA - Row Address, NOP - NO Operation. 2. All entries assume that CKE was active(high level) during the preceding clock cycle. 3. If both banks are idle and CKE is inactive(low level), then in power down mode. 4. Illegal to bank in specified state. Function may be legal in the bank indicated by Bank Address(BA) depending on the state of that bank. 5. If both banks are idle and CKE is inactive(low level), then self refresh mode. 6. Illegal if tRCD is not met. 7. Illegal if tRAS is not met. 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements. 9. Illegal if tRRD is not met. 10. Illegal for single bank, but legal for other banks in multi-bank devices. 11. Illegal for all banks.
Rev. 0.4/ May. 02
14
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T CKE FUNCTION TRUTH TABLE
Current State CKEn1 H L SELF REFRESH1 L L L L L H L POWER DOWN2 L L L L L H H H ALL BANKS IDLE4 H H H H H L ANY STATE OTHER THAN ABOVE H H L L CKEn X H H H H H L X H H H H H L H L L L L L L L L H L H L /CS X H L L L L X X H L L L L X X L H L L L L L X X X X X /RAS X X H H H L X X X H H H L X X L X H H H L L X X X X X /CAS X X H H L X X X X H H L X X X L X H H L H L X X X X X /WE X X H L X X X X X H L X X X X H X H L X X L X X X X X /ADD X X X X X X X X X X X X X X X X X X X X X X X X X X X Action INVALID Exit self refresh, enter idle after tSREX Exit self refresh, enter idle after tSREX ILLEGAL ILLEGAL ILLEGAL NOP, continue self refresh INVALID Exit power down, enter idle Exit power down, enter idle ILLEGAL ILLEGAL ILLEGAL NOP, continue power down mode See operation command truth table Enter self refresh Exit power down Exit power down ILLEGAL ILLEGAL ILLEGAL ILLEGAL NOP See operation command truth table ILLEGAL5 INVALID INVALID
Note : When CKE=L, all DQ and DQS must be in Hi-Z state. 1. CKE and /CS must be kept high for a minimum of 200 stable input clocks before issuing any command. 2. All command can be stored after 2 clocks from low to high transition of CKE. 3. Illegal if CLK is suspended or stopped during the power down mode. 4. Self refresh can be entered only from the all banks idle state. 5. Disabling CLK may cause malfunction of any bank which is in active state.
Rev. 0.4/ May. 02
15
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T SIMPLIFIED STATE DIAGRAM
MODE REGISTER SET
MRS IDLE
SREF SREX SELF REFRESH
PDEN PDEX POWER DOWN POWER DOWN PDEX PDEN BST BANK ACTIVE ACT AREF AUTO REFRESH
READ WRITE PRE(PALL) READAP WRITE WRITEAP WRITE WITH AUTOPRECHARGE READ READAP WITH AUTOPRECHARGE WRITEAP READ READ
WRITE PRE(PALL) PRE(PALL) PRECHARGE
POWER-UP
Command Input Automatic Sequence
POWER APPLIED
Rev. 0.4/ May. 02
16
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T POWER-UP SEQUENCE AND DEVICE INITIALIZATION
DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200us delay prior to applying an executable command. Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and any command. During the 200 cycles of CK, for DLL locking, executable commands are disallowed (a DESELECT or NOP command must be applied). After the 200 clock cycles, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state. Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation. 1. Apply power - VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVCMOS low state. (All the other input pins may be undefined.
No power sequencing is specified during power up or power down given the following cirteria : * VDD and VDDQ are driven from a single power converter output. * VTT is limited to 1.44V (reflecting VDDQ(max)/2 + 50mV VREF variation + 40mV VTT variation). * VREF tracks VDDQ/2. * A minimum resistance of 42 ohms (22 ohm series resistor + 22 ohm parallel resistor - 5% tolerance) limits the input current from the VTT supply into any pin. If the above criteria cannot be met by the system design, then the following sequencing and voltage relationship must be adhered to during power up : Voltage description VDDQ VTT VREF 2. 3. 4. 5. 6. Sequencing After or with VDD After or with VDDQ After or with VDDQ Voltage relationship to avoid latch-up < VDD + 0.3V < VDDQ + 0.3V < VDDQ + 0.3V
Start clock and maintain stable clock for a minimum of 200usec. After stable power and clock, apply NOP condition and take CKE high. Issue Extended Mode Register Set (EMRS) to enable DLL. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=high. (An additional 200 cycles of clock are required for locking DLL) Issue Precharge commands for all banks of the device.
Rev. 0.4/ May. 02
17
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
7. 8. Issue 2 or more Auto Refresh commands. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low.
Power-Up Sequence
VDD VDDQ VTT VREF
tVTD
/CLK CLK

tIS tIH
CKE CMD

NOP
PRE
EMRS
MRS
NOP
PRE
AREF
MRS
DM ADDR A10 BA0,BA1
CODE
CODE
CODE
CODE
CODE
CODE
CODE
CODE
CODE

DQS DQ's
T=200usec
tRP
tMRD
200 cycles of CK*
tRP
tRFC
Power up VDD and CK stable
Precharge All
EMRS Set
MRS Set Reset DLL (with A8=H)
Precharge All
2 or more Auto Refresh
MRS Set (with A8=L)
*200 cycles of CK are required (for DLL locking) before any executable command can be applied.
Rev. 0.4/ May. 02
18
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T MODE REGISTER SET (MRS)
The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the low signals of /RAS, /CAS, /CS, /WE and BA0. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until resetted by another MRS command.
BA1 0
BA0 0
A12
A11
A10
A9
A8 DR
A7 TM
A6
A5
A4
A3 BT
A2
A1
A0
RFU
CAS Latency
Burst Length
BA0 0 1
MRS Type MRS EMRS
A8 0 1
DLL Reset No Yes
A7 0 1
Test Mode Normal Test Burst Length A2 A1 A0 Sequential Interleave Reserved 2 4 8 Reserved Reserved Reserved Reserved
A6 0 0 0 0 1 1 1 1
A5 0 0 1 1 0 0 1 1
A4 0 1 0 1 0 1 0 1
CAS Latency Reserved Reserved 2 3 Reserved 1.5 2.5 Reserved
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1
Reserved 2 4 8 Reserved Reserved Reserved Reserved
A3 0 1
Burst Type Sequential Interleave
Rev. 0.4/ May. 02
19
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T BURST DEFINITION
Burst Length 2 Starting Address (A2,A1,A0) XX0 XX1 X00 4 X01 X10 X11 000 001 010 8 011 100 101 110 111 Sequential 0, 1 1, 0 0, 1, 2, 3 1, 2, 3, 0 2, 3, 0, 1 3, 0, 1, 2 0, 1, 2, 3, 4, 5, 6, 7 1, 2, 3, 4, 5, 6, 7, 0 2, 3, 4, 5, 6, 7, 0, 1 3, 4, 5, 6, 7, 0, 1, 2 4, 5, 6, 7, 0, 1, 2, 3 5, 6, 7, 0, 1, 2, 3, 4 6, 7, 0, 1, 2, 3, 4, 5 0, 1, 2, 3, 4, 5, 6, 7 Interleave 0, 1 1, 0 0, 1, 2, 3 1, 0, 3, 2 2, 3, 0, 1 3, 2, 1, 0 0, 1, 2, 3, 4, 5, 6, 7 1, 0, 3, 2, 5, 4, 7, 6 2, 3, 0, 1, 6, 7, 4, 5 3, 2, 1, 0, 7, 6, 5, 4 4, 5, 6, 7, 0, 1, 2, 3 5, 4, 7, 6, 1, 0, 3, 2 6, 7, 4, 5, 2, 3, 0, 1 7, 6, 5, 4, 3, 2, 1, 0
BURST LENGTH & TYPE
Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A 2 -Ai when the burst length is set to four and by A 3 -Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts. Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definitionon Table
Rev. 0.4/ May. 02
20
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T CAS LATENCY
The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 1.5, 2, 2.5 or 3 clocks. If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m. Reserved states should not be used as unknown operation or incompatibility with future versions may result.
DLL RESET
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before an any command can be issued.
OUTPUT DRIVER IMPEDANCE CONTROL
The normal drive strength for all outputs is specified to be SSTL_2, Class II. Hynix also supports a half strength driver option, intended for lighter load and/or point-to-point environments. Selection of the half strength driver option will reduce the output drive strength by 50% of that of the full strength driver. I-V curves for both the full strength driver and the half strength driver are included in this document.
Rev. 0.4/ May. 02
21
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T EXTENDED MODE REGISTER SET (EMRS)
The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, output driver strength selection(optional). These functions are controlled via the bits shown below. The Extended Mode Register is programmed via the Mode Register Set command ( BA0=1 and BA1=0) and will retain the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.
BA1 0 BA0 1 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 0** A1 DS A0 DLL
RFU*
BA0 0 1
MRS Type MRS EMRS
A0 0 1
DLL enable Enable Diable
A1 0 1
Output Driver Impedance Control Full Strength Driver Half Strength Driver
* All bits in RFU address fields must be programmed to Zero, all other states are reserved for future usage ** This part do not support /QFC function, A2 must be programmed to Zero.
Rev. 0.4/ May. 02
22
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T ABSOLUTE MAXIMUM RATINGS
Parameter
Ambient Temperature Storage Temperature Voltage on Any Pin relative to VSS Voltage on VDD relative to VSS Voltage on VDDQ relative to VSS Output Short Circuit Current Power Dissipation Soldering Temperature Time
Symbol
TA TSTG VIN, VOUT VDD VDDQ IOS PD TSOLDER
Rating
0 ~ 70 -55 ~ 125 -0.5 ~ 3.6 -0.5 ~ 3.6 -0.5 ~ 3.6 50 1 260 10
o
Unit
o
C
oC
V V V mA W C sec
Note : Operation at above absolute maximum rating can adversely affect device reliability
DC OPERATING CONDITIONS (TA=0 to 70 oC, Voltage referenced to VSS = 0V)
Parameter
Power Supply Voltage Power Supply Voltage Input High Voltage Input Low Voltage Termination Voltage Reference Voltage
Symbol
VDD VDDQ VIH VIL VTT VREF
Min
2.3 2.3 VREF + 0.15 -0.3 VREF - 0.04 VDDQ/2 50mV
Typ.
2.5 2.5 VREF VDDQ/2
Max
2.7 2.7 VDDQ + 0.3 VREF - 0.15 VREF + 0.04 VDDQ/2 + 50mV
Unit
V V V V V V
Note
1
2
3
Note : 1. VDDQ must not exceed the level of VDD. 2. VIL (min) is acceptable -1.5V AC pulse width with < 5ns of duration. 3. VREF is expected to be equal to 0.5*VDDQ of the transmitting device, and to track variations in the dc level of the same. Peak to peak noise on VREF may not exceed +/- 2% of the dc value.
DC CHARACTERISTICS I
Parameter
Input Leakage Current Output Leakage Current Output High Voltage Output Low Voltage
(TA=0 to 70C, Voltage referenced to VSS = 0V)
Symbol
ILI ILO VOH VOL
Min.
-2 -5 VTT + 0.76 -
Max
2 5 VTT - 0.76
Unit
uA uA V V
Note
1 2 IOH = -15.2mA IOL = +15.2mA
Note : 1. VIN=0 to VDD, All other pins are not tested under VIN =0V. 2. DOUT is disabled, VOUT=0 to VDDQ Rev. 0.4/ May. 02 23
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
DC CHARACTERISTICS II (TA=0 to 70 oC, Voltage referenced to VSS = 0V)
64Mx4
Parameter Symbol Test Condition
One bank; Active - Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle One bank; Active - Read - Precharge; Burst=2; tRC=tRC(min); tCK=tCK(min); address and control inputs changing once per clock cycle; IOUT=0mA All banks idle; Power down mode; CKE=Low, tCK=tCK(min) /CS=High, All banks idle; tCK=tCK(min); CKE=High; address and control inputs changing once per clock cycle. VIN=VREF for DQ, DQS and DM One bank active; Power down mode ; CKE=Low, tCK=tCK(min) /CS=HIGH; CKE=HIGH; One bank; ActivePrecharge; tRC=tRAS(max); tCK=tCK(min); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle Burst=2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); IOUT=0mA Burst=2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); DQ, DM and DQS inputs changing twice per clock cycle tRC=tRFC(min); All banks active CKE=<0.2V; External clock on; tCK=tCK(min) Normal Low Power
305
Speed -J -M -K -H -L
Unit Note
Operating Current
IDD0
105
95
90
mA
Operating Current
IDD1
150
130
120
mA
Precharge Power Down Standby Current
IDD2P
20
mA
Idle Standby Current
IDD2F
50
40
35
mA
Active Power Down Standby Current
IDD3P
25
mA
Active Standby Current
IDD3N
60
50
50
mA
Operating Current
IDD4R
280
240
180
mA
Operating Current
IDD4W
280
240
180
mA
Auto Refresh Current Self Refresh Current Operating Current Four Bank Operation
IDD5 IDD6
230 3 1.5
210
195
mA
mA mA
IDD7
Four bank interleaving with BL=4, Refer to the following page for detailed test condition
295
295
mA
Rev. 0.4/ May. 02
24
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
DC CHARACTERISTICS II (TA=0 to 70 oC, Voltage referenced to VSS = 0V)
32Mx8
Parameter Symbol Test Condition
One bank; Active - Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle One bank; Active - Read - Precharge; Burst=2; tRC=tRC(min); tCK=tCK(min); address and control inputs changing once per clock cycle; IOUT=0mA All banks idle; Power down mode; CKE=Low, tCK=tCK(min) /CS=High, All banks idle; tCK=tCK(min); CKE=High; address and control inputs changing once per clock cycle. VIN=VREF for DQ, DQS and DM One bank active; Power down mode ; CKE=Low, tCK=tCK(min) /CS=HIGH; CKE=HIGH; One bank; ActivePrecharge; tRC=tRAS(max); tCK=tCK(min); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle Burst=2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); IOUT=0mA Burst=2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); DQ, DM and DQS inputs changing twice per clock cycle tRC=tRFC(min); All banks active CKE=<0.2V; External clock on; tCK=tCK(min) Normal Low Power
315
Speed -J -M -K -H -L
Unit Note
Operating Current
IDD0
105
95
90
mA
Operating Current
IDD1
150
130
120
mA
Precharge Power Down Standby Current
IDD2P
20
mA
Idle Standby Current
IDD2F
50
40
35
mA
Active Power Down Standby Current
IDD3P
25
mA
Active Standby Current
IDD3N
60
50
50
mA
Operating Current
IDD4R
290
250
190
mA
Operating Current
IDD4W
290
250
190
mA
Auto Refresh Current Self Refresh Current Operating Current Four Bank Operation
IDD5 IDD6
230 3 1.5
210
195
mA
mA mA
IDD7
Four bank interleaving with BL=4, Refer to the following page for detailed test condition
305
280
mA
Rev. 0.4/ May. 02
25
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
DC CHARACTERISTICS II (TA=0 to 70 oC, Voltage referenced to VSS = 0V)
16Mx16
Parameter Symbol Test Condition
One bank; Active - Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle One bank; Active - Read - Precharge; Burst=2; tRC=tRC(min); tCK=tCK(min); address and control inputs changing once per clock cycle; IOUT=0mA All banks idle; Power down mode; CKE=Low, tCK=tCK(min) /CS=High, All banks idle; tCK=tCK(min); CKE=High; address and control inputs changing once per clock cycle. VIN=VREF for DQ, DQS and DM One bank active; Power down mode ; CKE=Low, tCK=tCK(min) /CS=HIGH; CKE=HIGH; One bank; ActivePrecharge; tRC=tRAS(max); tCK=tCK(min); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle Burst=2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); IOUT=0mA Burst=2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); DQ, DM and DQS inputs changing twice per clock cycle tRC=tRFC(min); All banks active CKE=<0.2V; External clock on; tCK=tCK(min) Normal Low Power
335
Speed -J -M -K -H -L
Unit Note
Operating Current
IDD0
105
95
90
mA
Operating Current
IDD1
150
130
120
mA
Precharge Power Down Standby Current
IDD2P
20
mA
Idle Standby Current
IDD2F
50
40
35
mA
Active Power Down Standby Current
IDD3P
25
mA
Active Standby Current
IDD3N
60
50
50
mA
Operating Current
IDD4R
290
250
190
mA
Operating Current
IDD4W
290
250
190
mA
Auto Refresh Current Self Refresh Current Operating Current Four Bank Operation
IDD5 IDD6
230 3 1.5
210
195
mA
mA mA
IDD7
Four bank interleaving with BL=4, Refer to the following page for detailed test condition
325
290
mA
Rev. 0.4/ May. 02
26
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7 IDD1 : Operating current: One bank operation
1. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout = 0mA 2. Timing patterns - DDR200(100Mhz, CL=2) : tCK = 10ns, CL2, BL=2, tRCD = 2*tCK, tRC = 10*tCK, tRAS = 5*tCK Read : A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing 50% of data changing at every burst - DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=2, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 6*tCK Read : A0 N N R0 N N P0 N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst - DDR266A(133Mhz, CL=2) : tCK = 7.5ns, CL=2, BL=2, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 6*tCK Read : A0 N N R0 N N P0 N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst - DDR266(133Mhz, CL=2) : tCK = 7.5ns, CL=2, BL=2, tRCD = 2*tCK, tRC = 8*tCK, tRAS = 6*tCK Read : A0 N R0 N N N P0 N A0 N - repeat the same timing with random address changing 50% of data changing at every burst - DDR333(166Mhz, CL=2.5) : tCK = 6ns, CL=2, BL=2, tRCD = 3*tCK, tRC = 10*tCK, tRAS = 7*tCK Read : A0 N N R0 N N N P0 N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP
IDD7 : Operating current: Four bank operation
1. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not changing. lout = 0mA 2. Timing patterns - DDR200(100Mhz, CL=2) : tCK = 10ns, CL2, BL=4, tRRD = 2*tCK, tRCD= 3*tCK, Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst - DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst - DDR266A(133Mhz, CL=2) : tCK = 7.5ns, CL2=2, BL=4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst - DDR333(166Mhz, CL=2.5) : tCK = 6ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP
Rev. 0.4/ May. 02
27
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T AC OPERATING CONDITIONS (TA=0 to 70 oC, Voltage referenced to VSS = 0V)
Parameter Input High (Logic 1) Voltage, DQ, DQS and DM signals Input Low (Logic 0) Voltage, DQ, DQS and DM signals Input Differential Voltage, CK and /CK inputs Input Crossing Point Voltage, CK and /CK inputs Symbol VIH(AC) VIL(AC) VID(AC) VIX(AC) 0.7 0.5*VDDQ-0.2 Min VREF + 0.31 VREF - 0.31 VDDQ + 0.6 0.5*VDDQ+0.2 Max Unit V V V V 1 2 Note
Note : 1. VID is the magnitude of the difference between the input level on CK and the input on /CK. 2. The value of VIX is expected to equal 0.5*V DDQ of the transmitting device and must track variations in the DC level of the same.
AC OPERATING TEST CONDITIONS (TA=0 to 70oC, Voltage referenced to VSS = 0V)
Parameter Reference Voltage Termination Voltage AC Input High Level Voltage (VIH, min) AC Input Low Level Voltage (VIL, max) Input Timing Measurement Reference Level Voltage Output Timing Measurement Reference Level Voltage Input Signal maximum peak swing Input minimum Signal Slew Rate Termination Resistor (RT) Series Resistor (RS) Output Load Capacitance for Access Time Measurement (CL) Value VDDQ x 0.5 VDDQ x 0.5 VREF + 0.31 VREF - 0.31 VREF VTT 1.5 1 50 25 30 Unit V V V V V V V V/ns pF
Rev. 0.4/ May. 02
28
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)
Parameter Row Cycle Time Auto Refresh Row Cycle Time Row Active Time Active to Read with Auto Precharge Delay Row Address to Column Address Delay Row Active to Row Active Delay Column Address to Column Address Delay Row Precharge Time Write Recovery Time Write to Read Command Delay Auto Precharge Write Recovery + Precharge Time CL = 2.5 CL = 2 Symbol tRC tRFC tRAS tRAP tRCD tRRD tCCD tRP tWR tWTR tDAL DDR333 Min 60 72 42 tRCD or tRPmin 18 12 1 18 15 1
(tWR/tCK) + (tRP/tCK)
DDR266 Min 60 75 45 tRCD or tRPmin 15 15 1 15 15 1
(tWR/tCK) + (tRP/tCK)
Max 70K 12 12 0.55 0.55 0.7 0.6 0.45 0.55
Max 120K 12 12 0.55 0.55 0.75 0.75 0.5 0.75
Unit
Note
ns ns ns ns ns ns CK ns ns CK CK ns ns CK CK ns ns ns ns ns ns ns ns ns ns ns 17 1,10 1,9 10 15 16
System Clock Cycle Time Clock High Level Width Clock Low Level Width Data-Out edge to Clock edge Skew DQS-Out edge to Clock edge Skew DQS-Out edge to Data-Out edge Skew Data-Out hold time from DQS Clock Half Period Data Hold Skew Factor Valid Data Output Window
tCK tCH tCL tAC tDQSCK tDQSQ tQH tHP tQHS tDV tHZ tLZ tIS tIH
6 7.5 0.45 0.45 -0.7 -0.6 tHP -tQHS min (tCL,tCH) -
7.5 7.5 0.45 0.45 -0.75 -0.75 tHP -tQHS min (tCL,tCH) -
tQH-tDQSQ -0.7 -0.7 0.75 0.75 0.7 0.7 -
tQH-tDQSQ -0.75 -0.75 0.9 0.9 0.75 0.75 -
Data-out high-impedance window from CK,/CK Data-out low-impedance window from CK, /CK Input Setup Time (fast slew rate) Input Hold Time (fast slew rate)
2,3,5,6
Rev. 0.4/ May. 02
29
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
DDR333 Min 0.8 0.8 2.2 0.35 0.35 0.75 0.45 0.45 1.75 0.9 0.4 0 0.25 0.4 2 200 Max 1.25 1.1 0.6 0.6 7.8 DDR266 Min 1.0 1.0 2.2 0.35 0.35 0.72 0.5 0.5 1.75 0.9 0.4 0 0.25 0.4 2 200 Max 1.28 1.1 0.6 0.6 7.8
Parameter Input Setup Time (slow slew rate) Input Hold Time (slow slew rate) Input Pulse Width Write DQS High Level Width Write DQS Low Level Width Clock to First Rising edge of DQS-In Data-In Setup Time to DQS-In (DQ & DM) Data-in Hold Time to DQS-In (DQ & DM) DQ & DM Input Pulse Width Read DQS Preamble Time Read DQS Postamble Time Write DQS Preamble Setup Time Write DQS Preamble Hold Time Write DQS Postamble Time Mode Register Set Delay Exit Self Refresh to Any Execute Command Average Periodic Refresh Interval
Symbol tIS tIH tIPW tDQSH tDQSL tDQSS tDS tDH tDIPW tRPRE tRPST tWPRES tWPREH tWPST tMRD tXSC tREFI
Unit
Note
ns ns ns CK CK CK ns ns ns CK CK CK CK CK CK CK us
2,4,5,6 6
6,7,11, 12,13
8
Rev. 0.4/ May. 02
30
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)
Parameter Row Cycle Time Auto Refresh Row Cycle Time Row Active Time Active to Read with Auto Precharge Delay Row Address to Column Address Delay Row Active to Row Active Delay Column Address to Column Address Delay Row Precharge Time Write Recovery Time Write to Read Command Delay Auto Precharge Write Recovery + Precharge Time System Clock Cycle Time Clock High Level Width Clock Low Level Width Data-Out edge to Clock edge Skew DQS-Out edge to Clock edge Skew DQS-Out edge to Data-Out edge Skew Data-Out hold time from DQS Clock Half Period Data Hold Skew Factor Valid Data Output Window Data-out high-impedance window from CK,/CK Data-out low-impedance window from CK, /CK CL = 2.5 CL = 2 Symbol tRC tRFC tRAS tRAP tRCD tRRD tCCD tRP tWR tWTR tDAL DDR266A Min 65 75 45 tRCD or tRPmin 20 15 1 20 15 1
(tWR/tCK) + (tRP/tCK)
DDR266B Min 65 75 45 tRCD or tRPmin 20 15 1 20 15 1
(tWR/tCK) + (tRP/tCK)
DDR200 Min 70 80 50 tRCD or tRPmin 20 15 1 20 15 1
(tWR/tCK) + (tRP/tCK)
Max 120K 12 12 0.55 0.55 0.75 0.75 0.5 0.75
Max 120K 12 12 0.55 0.55 0.75 0.75 0.5 0.75
Max 120K 12 12 0.55 0.55 0.75 0.75 0.6 0.75
Unit
Note
ns ns ns ns ns ns CK ns ns CK CK ns ns CK CK ns ns ns ns ns ns ns ns ns 17 17 1,10 1,9 10 15 16
tCK tCH tCL tAC tDQSCK tDQSQ tQH tHP tQHS tDV tHZ tLZ
7.5 7.5 0.45 0.45 -0.75 -0.75 tHP -tQHS min (tCL,tCH) -
7.5 10 0.45 0.45 -0.75 -0.75 tHP -tQHS min (tCL,tCH) -
8.0 10 0.45 0.45 -0.75 -0.75 tHP -tQHS min (tCL,tCH) -
tQH-tDQSQ -0.75 -0.75 0.75 0.75
tQH-tDQSQ -0.75 -0.75 0.75 0.75
tQH-tDQSQ -0.8 -0.8 0.8 0.8
Rev. 0.4/ May. 02
31
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
DDR266A Min 0.9 0.9 1.0 1.0 2.2 0.35 0.35 0.75 0.5 0.5 1.75 0.9 0.4 0 0.25 0.4 2 200 Max 1.25 1.1 0.6 0.6 7.8 DDR266B Min 0.9 0.9 1.0 1.0 2.2 0.35 0.35 0.75 0.5 0.5 1.75 0.9 0.4 0 0.25 0.4 2 200 Max 1.25 1.1 0.6 0.6 7.8 DDR200 Min 1.1 1.1 1.1 1.1 2.5 0.35 0.35 0.75 0.6 0.6 2 0.9 0.4 0 0.25 0.4 2 200 Max 1.25 1.1 0.6 0.6 7.8
Parameter Input Setup Time (fast slew rate) Input Hold Time (fast slew rate) Input Setup Time (slow slew rate) Input Hold Time (slow slew rate) Input Pulse Width Write DQS High Level Width Write DQS Low Level Width Clock to First Rising edge of DQS-In Data-In Setup Time to DQS-In (DQ & DM) Data-in Hold Time to DQS-In (DQ & DM) DQ & DM Input Pulse Width Read DQS Preamble Time Read DQS Postamble Time Write DQS Preamble Setup Time Write DQS Preamble Hold Time Write DQS Postamble Time Mode Register Set Delay Exit Self Refresh to Any Execute Command Average Periodic Refresh Interval
Symbol tIS tIH tIS tIH tIPW tDQSH tDQSL tDQSS tDS tDH tDIPW tRPRE tRPST tWPRES tWPREH tWPST tMRD tXSC tREFI
Unit
Note
ns ns ns ns ns CK CK CK ns ns ns CK CK CK CK CK CK CK us
2,3,5, 6 2,4,5, 6 6
6,7, 11,12 ,13
8
Rev. 0.4/ May. 02
32
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
Note : 1. 2. 3. 4. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter. Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE. For command/address input slew rate>=1.0V/ns For command/address input slew rate>=0.5V/ns and <1.0V/ns This derating table is used to increase tIS/tIH in case where the input slew-rate is below 0.5V/ns. Input Setup / Hold Slew-rate Derating Table. Input Setup / Hold Slew-rate V/ns 0.5 0.4 0.3 5. 6. 7. 8. 9. CK, /CK slew rates are>=1.0V/ns These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester correlation. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH). Delta tIS ps 0 +50 +100 Delta tIH ps 0 0 0
10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects and p-channel to n-channel variation of the output drivers. 11. This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns. Input Setup / Hold Slew-rate Derating Table. Input Setup / Hold Slew-rate V/ns 0.5 0.4 0.3 Delta tDS ps 0 +75 +150 Delta tDH ps 0 +75 +150
12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF +/-310mV for a duration of up to 2ns. I/O Input Level mV +280 Delta tDS ps +50 Delta tDH ps +50
13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate 1= 0.5V/ns and Slew Rate2=0.4V/n then the Delta Inverse Slew Rate=-0.5ns/V. (1/SlewRate1)-(1/SlewRate2) ns/V 0 +/-0.25 +/- 0.5 Delta tDS ps 0 +50 +100 Delta tDH ps 0 +50 +100
Rev. 0.4/ May. 02
33
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T
14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic. 15. tDAL = (tDPL / tCK ) + (tRP / tCK ). For each of the terms above, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time. Example: For DDR266B at CL=2.5 and tCK = 7.5 ns, tDAL = (15 ns / 7.5 ns) + (20 ns / 7.5 ns) = (2.00) + (2.67) Round up each non-integer to the next highest integer: = (2) + (3), tDAL = 5 clocks 16. For the parts which do not has internal RAS lockout circuit, Active to Read with Auto precharge delay should be tRAS - (BL/2) x tCK. 17. tHZ and tLZ transitions occur in the same access time windows as valid data trasitions. These parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
Rev. 0.4/ May. 02
34
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T CAPACITANCE (TA=25oC, f=100MHz )
Parameter Input Clock Capacitance Delta Input Clock Capacitance Input Capacitance Delta Input Capacitance Input / Output Capacitance Delta Input / Output Capacitance CK, /CK CK, /CK All other input-only pins All other input-only pins DQ, DQS, DM DQ, DQS, DM Pin Symbol CI1 Delta CI1 CI1 Delta CI2 CIO Delta CIO Min 2.0 2.0 4.0 Max 3.0 0.25 3.0 0.5 5.0 0.5 Unit pF pF pF pF pF pF
Note : 1. VDD = min. to max., VDDQ = 2.3V to 2.7V, VODC = VDDQ/2, VOpeak-to-peak = 0.2V 2. Pins not under test are tied to GND. 3. These values are guaranteed by design and are tested on a sample basis only.
OUTPUT LOAD CIRCUIT
VTT
RT=50
Output Zo=50 VREF
CL=30pF
Rev. 0.4/ May. 02
35
HY5DU56422A(L)T HY5DU56822A(L)T HY5DU561622A(L)T PACKAGE INFORMATION
400mil 66pin Thin Small Outline Package
Unit : mm(Inch)
11.94 (0.470) 11.79 (0.462) 10.26 (0.404) 10.05 (0.396) BASE PLANE
22.33 (0.879) 22.12 (0.871)
0 ~ 5 Deg.
0.65 (0.0256) BSC
0.35 (0.0138) 0.25 (0.0098)
SEATING PLANE 0.15 (0.0059) 0.05 (0.0020) 0.597 (0.0235) 0.406 (0.0160) 0.210 (0.0083) 0.120 (0.0047)
1.194 (0.0470) 0.991 (0.0390)
Note : Package do not mold protrusion. Allowable protrusion of both sides is 0.4mm.
Rev. 0.4/ May. 02
36

▲Up To Search▲

Price & Availability of HY5DU561622ALT

	To Download HY5DU561622ALT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .